Intel Launches Cooper Lake: 3rd Generation Xeon Scalable for 4P/8P Serversby Dr. Ian Cutress on June 18, 2020 9:00 AM EST
We’ve known about Intel’s Cooper Lake platform for a number of quarters. What was initially planned, as far as we understand, as a custom silicon variant of Cascade Lake for its high-profile customers, it was subsequently productized and aimed to be inserted into a delay in Intel’s roadmap caused by the development of 10nm for Xeon. Set to be a full range update to the product stack, in the last quarter, Intel declared that its Cooper Lake platform would end up solely in the hands of its priority customers, only as a quad-socket or higher platform. Today, Intel launches Cooper Lake, and confirms that Ice Lake is set to come out later this year, aimed at the 1P/2P markets.
Count Your Coopers: BFloat16 Support
Cooper Lake Xeon Scalable is officially designated as Intel’s 3rd Generation of Xeon Scalable for high-socket count servers. Ice Lake Xeon Scalable, when it launches later this year, will also be called 3rd Generation of Xeon Scalable, except for low core count servers.
For Cooper Lake, Intel has made three key additions to the platform. First is the addition of AVX512-based BF16 instructions, allowing users to take advantage of the BF16 number format. A number of key AI workloads, typically done in FP32 or FP16, can now be performed in BF16 to get almost the same throughput as FP16 for almost the same range of FP32. Facebook made a big deal about BF16 in its presentation last year at Hot Chips, where it forms a critical part of its Zion platform. At the time the presentation was made, there was no CPU on the market that supported BF16, which led to this amusing exchange at the conference:
BF16 (bfloat16) is a way of encoding a number in binary that attempts to take advantage of the range of a 32-bit number, but in a 16-bit format such that double the compute can be packed into the same number of bits. The simple table looks a bit like this:
|Data Type Representations|
By using BF16 numbers rather than FP32 numbers, it would also mean that memory bandwidth requirements as well as system-to-system network requirements could be halved. On the scale of a Facebook, or an Amazon, or a Tencent, this would appeal to them. At the time of the presentation at Hot Chips last year, Facebook confirmed that it already had silicon working on its datasets.
Doubling Socket-to-Socket Interconnect Bandwidth
The second upgrade that Intel has made to Cooper Lake over Cascade Lake is in socket-to-socket interconnect. Traditionally Intel’s Xeon processors have relied on a form of QPI/UPI (Ultra Path Interconnect) in order to connect multiple CPUs together to act as one system. In Cascade Lake Xeon Scalable, the top end processors each had three UPI links running at 10.4 GT/s. For Cooper Lake, we have six UPI links also running at 10.4 GT/s, however these links still only have three controllers behind them such that each CPU can only connect to three other CPUs, but the bandwidth can be doubled.
This means that in Cooper Lake, each CPU-to-CPU connection involves two UPI links, each running at 10.4 GT/s, for a total of 20.8 GT/s. Because the number of links is doubled, rather than an evolution of the standard, there are no power efficiency improvements beyond anything Intel has done to the manufacturing process. Note that double the bandwidth between sockets is still a good thing, even if latency and power per bit is still the same.
Intel still uses the double pinwheel topology for its eight socket designs, ensuring at max two hops to any required processor in the set. Eight socket is the limit with a glueless network – we have already seen companies like Microsoft build servers with 32 sockets using additional glue logic.
Memory and 2nd Gen Optane
The third upgrade for Cooper Lake is the memory support. Intel is now supporting DDR4-3200 with the Cooper Xeon Platinum parts, however only in a 1 DIMM per channel (1 DPC) scenario. 2 DPC is supported, but only at DDR4-2933. Support for DDR4-3200 technically gives the system a boost from 23.46 GB/s per channel to 25.60 GB/s, an increase of 9.1%.
The base models of Cooper Lake will also be updated to support 1.125 TiB of memory, up from 1 TB. This allows for a 12 DIMM scenario where six modules are 64 GB and six modules are 128 GB. One of the complaints about Cascade Xeons was that in 1 TB mode, it would not allow for an even capacity per memory channel when it was filled with memory, so Intel have rectified this situation. In this scenario, it means that the six 128 GB modules could also be Optane. Why Intel didn’t go for the full 12 * 128 GB scenario, we’ll never know.
The higher memory capacity processors will support 4.5 TB of memory, and be listed as ‘HL’ processors.
Cooper Lake will also support Intel’s second generation 200-series Optane DC Persistent Memory, codenamed Barlow Pass. 200-series Optane DCPMM will still available in 128 GB, 256 GB, and 512 GB modules, same as the first generation, and will also run at the same DDR4-2666 memory speed. Intel claims that this new generation of Optane offers 25% higher memory bandwidth than the previous generation, which we assume comes down to a new generation of Optane controller on the memory and software optimization at the system level.
Intel states that the 25% performance increase is when they compare 1st gen Optane DCPMM to 2nd gen Optane DCPMM at 15 W, both operating at DDR4-2666. Note that the first-gen could operate in different power modes, from 12 W up to 18 W. We asked Intel if the second generation was the same, and they stated that 15 W is the maximum power mode offered in the new generation.
Post Your CommentPlease log in or sign up to comment.
View All Comments
Zizy - Thursday, June 18, 2020 - linkBF16 maintains range, not accuracy.
ABR - Sunday, June 21, 2020 - linkYes, what the article SHOULD have said, rather than spending a paragraph dancing around it and then finally giving the table.
SarahKerrigan - Thursday, June 18, 2020 - linkSo in other words: "one platform from 1s to 8s" is dead and Xeon-EX is back. Okay then, Intel.
Deicidium369 - Thursday, June 18, 2020 - linkSame platform - Whitley. Segmentation between 1-2S and 4-8S - the customers for the 4 to 8 socket Cooper Lake are quite different from the 1 to 2 socket Ice Lake SP.
Ice Lake SP is general purpose, Cooper Lake is geared more towards AI and Hyperscalers.
SarahKerrigan - Thursday, June 18, 2020 - linkAre you sure? The leaked roadmaps a few months ago say that only the mainstream Cooper MCMs (since cancelled) are on Whitley, and the 4-8s Coopers are on their own platform, Cedar Island.
Deicidium369 - Friday, June 19, 2020 - linkYou are correct - seems that all Cooper Lakes will be on the Cedar Island platform and not Whitley. They will share a variant of the new socket with Ice Lake SP. It was my understanding that Whitley was split - 2S for ICL SP and 4-8 for the 28C Cooper, with the 56C MCMs being on Cedar
If the MCMs were canceled (some have been produced and gone into super computers using 1st Xeon Scalable based systems) then it makes sense for Cooper to be on Cedar Island now.
So I stand corrected on the platform. The markets are still quite different for Cooper and ICL, it seems just the platform changed for Cooper.
Spunjji - Friday, June 19, 2020 - linkWho needs honesty when you have most of the market snugly in your back pocket? 😂
YB1064 - Thursday, June 18, 2020 - linkOkay, but can it run Crysis?
Dragonstongue - Thursday, June 18, 2020 - linkbetter question, does it smoke any AMD products such as the Threadripper 3xxx or EPYC 3rd gen?
I didnt think so, not sure why Intel is charging such a high price per core etc
SarahKerrigan - Thursday, June 18, 2020 - linkEpyc 3rd gen doesn't exist today, and 4/8s x86 is mostly a specialized high-end market (much of it driven by replacement of RISC/UNIX systems) where AMD doesn't play. Whether the pricing is justified is obviously open for debate, but there's historical precedent for higher costs for 8s-capable parts.